A high performance voltage-controlled oscillator (VCO) fabricated in TSMC 90nm CMOS process is designed. Design methods of VCO and its buffer are demonstrated. Furthermore, simulation results of VCO are presented. The VCO and its buffer proposed are integrated into a K-band phase-locked loop (PLL). The proposed VCO including buffer consumes only 27mW from a 1.2V power supply and occupies chip area of 540um×360um. The measurement results exhibit phase noise could achieve -93.5dBc/Hz at 1MHz frequency offset. The measured tuning range of VCO is 22.7GHz-28.6GHz.
Introduction
In the wireless communication system, the phase-locked loop (PLL) is utilized to generate the clean carrier for mixer to convert the data up or down to the desired frequency. It is commonly required that the phase-locked loop should exhibit a clean performance to avoid corrupting signals in radio-frequency (RF) systems. It is worth noting that the poor phase noise performance of PLL will severely deteriorate sensitivity of the whole transceiver [1] . Note that voltage controlled oscillator (VCO) is directly determine the out-band phase noise of the PLL and the tuning range. Consequently, VCO plays a crucial role to produce a high quality local oscillator signal in the PLL.
VCO has been extensively studied over the past years. Many researches have been done to improve the VCO performance. Previous works are mainly focus on the phase noise optimization, passive device improvement (on-chip inductor and varactor) [2] [3] and VCO gain K vco optimization [4] .
Figure1 depicts the K-band PLL architecture [5] . The PLL proposed consists a phase detector (PFD), a charge pump (CP), a low-pass filter (LPF), a LC-tank VCO and a divider chain. In order to lower the supply sensitivity, the VCO is supplied from an off-chip low dropout regulator (LDO). The output buffer in Fig.1 is employed to match the impedance of ground-signal-signal-ground (GSSG) pads, which is facilitated for probe station measurement. 
VCO Design
The VCO schematic is depicted in Fig.2 . The low pass filter technique is employed to suppress the noise from bias current and the thick-oxide M 3 and M 4 are utilized in the bias circuit to reduce the gate leakage current [6] . 2-bit tunable tail current sources are used to increase VCO loop gain and enhance the phase noise performance [7] . One terminal of varactors are biased about 600mv in order to increase the tuning range. The Fully differential tuning range technique is utilized to reject the common-mode interferences and improve the phase noise performance [6] . In order to decrease the K vco and cover the desired frequency range, a 4-bit digital-controlled capacitor array is employed.
The VCO design procedure is shown as follows. At first, the inductor of VCO should be determined. The large quality factor (Q factor) of inductor would help to increase the VCO loop gain and improve the phase noise performance. To maximize the quality factor, the inductor here is implemented as differential inductor with top metal. Secondly, I ss denotes the drain current of M 3 and can be written as:
Where V p represents the VCO oscillation amplitude; R p represents the inductor loss and can be expressed as:
Where L denotes the differential inductor value; ω o denotes VCO resonant frequency. Equation (1) can be derived into following:
Since the amplitude V p is determined, the I ss can be calculated by equation (3). Then, the size of cross-coupled transistor pair should be determined according to VCO loop gain, oscillation frequency and phase noise performance. The VCO loop gain can be expressed as:
(4) As shown in (4), the transconductance of M 1-2 should be increased in order to oscillate under the process, voltage and temperature (PVT) variation condition. The simulation result in Fig.3 shows that VCO loop gain is greater than 2.5 while the phase is 0 degree.
It is worth noting that lock rang degrade as size of M 1-2 increases. Since the parasitic capacitors C gs1, 2 and C gd1, 2 of cross-coupled transistor pair would contribute to VCO output leading to reduce oscillation frequency. Therefore, the size of M 1-2 cannot be too large, especially in K-band frequency. As illustrated in Fig.4 , simulation reveals that VCO tuning range could be covered at desired frequency.
At last, it is well known that cross-coupled pair will inject noise while M 1-2 is on at the same time. According to [8] , the ∆V in1 represents the voltage when I D1 =I ss , and M 2 is nearly off. The ∆V in1 is: (5) implies that ∆V in1 would be reduced as width of M 1-2 increases. As a result, phase noise performance will be improved. Nevertheless, if the width of M 1-2 is too large, the noise from tail current source will also contribute to output through mixer effect of cross-coupled transistor pair. The mixer gain is proportional to the width of M 1-2 . Generally speaking, the design of cross-coupled transistor pair should consider VCO loop gain, oscillation frequency and phase noise performance. Simulation in Fig.5 suggests that the phase noise achieve -100dBc/Hz at 1MHz frequency offset and could be improved about 3dB with low pass filter technique.
VCO Buffer Design
The VCO buffer is illustrated in Figure 6 . Inductive Peaking technique is adopted to increase bandwidth. The 2-bit differential switch arrays are employed to increase tuning range and avoid PVT variation. Furthermore, the differential switch will help to increase Q factor of LC tank compared to single switch. As mentioned above, the size of differential pair M 1-2 also should not be too large or too small. The inductor parameters are designed by High Frequency Structure Simulator (HFSS) software. The differential inductor value is 450pH and the HFSS tool shows the quality factor is 7-8. The line width, line space and inner diameter are 3um, 3um and 28um respectively. The S parameter of the inductor is fitted to the RLC model in order to simulate the inductor with other circuits in Cadence environment. The parameters of RLC model are depicted in Figure 7 . It is utilized in VCO buffer and the simulation result shows that the input signal at desired frequency could be amplified in Figure 8 . Figure 9 illustrates the chip micrograph of the K-band VCO and the proposed VCO occupies chip area of 540um×360um. Note that the distance between VCO inductor location and cross-coupled transistor pair location should be as short as possible to avoid adding parasitic capacitors and reducing resonance frequency.
Experimental Results and Analysis
The reference clock is generated by Agilent 8257D signal generator and phase noise performance is measured using Agilent N9030B Spectrum analyzer. Fig.10 illustrates the measured locking range of VCO is 22.7GHz to 28.6GHz. Fig.11 shows the phase noise achieves -93.5dBc/Hz at 1MHz offset. The measurement results are also compared with the previous works.
Summary
A high performance K-band VCO is presented and it is integrated into a K-band PLL. The design methods for VCO and its buffer are demonstrated and verified. The measured results shows the VCO provides promising potential for low-noise designs in RF communications. 
